





REVISIONS				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	08420	04/01/91	DEG/CC
B	ADD NOTE 4; LD TRUE POS TOL WAS .010	10169	03/15/94	TL/CC
C	TRUE POS: .0063[0.16] WAS .007[0.18]; LD PITCH: [0.635] WAS [0.63]; STANDOFF: .010[0.25] MIN WAS .008-.016 [0.21-0.40]; LD TIP TO LD TIP: .398-.417[10.11-10.59] WAS .395-.420[10.04-10.66].	10495	07/19/94	MS/DM
D	$\phi$ .0031[0.08] $\text{\textcircled{M}}$ C A $\text{\textcircled{S}}$ B $\text{\textcircled{S}}$ WAS $\phi$ .0063[0.160] $\text{\textcircled{M}}$ D A $\text{\textcircled{S}}$ B $\text{\textcircled{S}}$	10604	09/26/94	MS/KHT
E	TOP VIEW: ADD DIM .020 $\pm$ .003[0.51 $\pm$ 0.08]; CHANGE DWG SIZE FROM B TO C.	11229	11/01/95	MS/CLS



CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED

- STANDARD LEAD FINISH:  
200 MICRONS/5.08 MICROMETERS MINIMUM LEAD/TIN  
(SOLDER) ON COPPER.
- DIMENSION DOES NOT INCLUDE MOLD FLASH.
- MAXIMUM LEAD WIDTH ABOVE AREA SPECIFIED .018[0.45].
- REFERENCE JEDEC REGISTRATION MO-11B, VARIATION AA, DATED JUNE 1993.

APPROVALS	DATE	National Semiconductor			
DRAWN D.E. GRADY	04/01/91	2900 Semiconductor dr, Santa Clara, CA 95052-8090			
DETG. CHK. Mark Loggans	11/10/95	MOLDED PACKAGE, SSOP, .300 WIDE, 48 LEAD			
ENGR. CHK. Chris Smith	11/03/95				
PROJECTION		SCALE	SIZE	DRAWING NUMBER	REV
		N/A	C	MKT-MS48A	E
[INCH] [MM]		DO NOT SCALE DRAWING		SHEET 1 OF 1	